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Abstract
In this paper, we consider the problem of scheduling a set of instructions on a single processor
with multiple pipelined functional units. In a superscalar processor, the hardware can issue
multiple instructions every cycle, providing a fine-grained parallelism for achieving order-ofmagnitude speed-ups. I t is well known that the problem of scheduling a pipelined processor
with uniform latencies, which is a subclass of the problem we consider here, belongs t o the class
of NF'-Complete problems. We present an efficient lower bound algorithm that coniputes a tight
lower bound on the length of an optimal schedule, and a new heuristic scheduling algorithm t o
provide a near optimal solution. The analysis of our lower bound computation reveals that if
a task matches the hardware or the type of instructions is uniformly distributed, then issuing
five ir~structionsper cycle can achieve a speed-up; however, if the task is a bad match with the
hardware, then issuing more than three instructions per cycle does not provide any speed-up.
The simulation data shows that our lower bound is often very close t o the solutioll obtained by
our heuristic algorithm.

key words: superscalar, pipeline scheduling, VLIW, lower bound.
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1

Introduction

To exploit the fine-grained parallelism in programs, two approaches have been used, the hardware
approach i ~ n dthe software approach. The MIPS processor [22, 261 and the VLIW architecture
[13, 19, 201 represent the software approach, in which the compiler has the entire responsibility for
the correct execution of the compiled code. For VLIW processors, in each instruction word, a fieldis
reserved for each functional unit which controls the behavior of the corresponding functional unit.
On the other hand, superscalar processors [5, 10, 11, 17, 29, 31, 33, 341 represent the hardware
approach, where the correct execution of programs relies on the pipeline intcnlocks or conflict
management hardware.
For VLI:W processors, the scheduling is done a t compile time; while for supel-scalar processors,
the scheduling is done at run time. Because there are no hardware interlocks, thte hardware design
of VLIW m.achines is simpler and faster. However, the potential drawbacks of this approach include
the possible waste of memory due to long instructions and the need for high memory bandwidth.
In a VLIW processor, many functional units may remain idle because of the dependencies among
instruction:;. T h e code density problem is solved by using a variable-length representation in main
memory a t the cost of an extra mechanism t o expand the compacted code inl;o the cache [13].
The VLIW design suggests that the hardware and software must work closely t o achieve a higher
performance.
The superscalar pipelined design has become popular for many new generation processors
[5, 11, 29, 31, 331. In a superscalar pipelined processor (SPP), multiple instructions are fetched
and decoded during each cycle, and there are multiple pipelined functional units that can execute
these instructions concurrently. For example, the IBM RS/6000 processor [5, 311 has a four-word
instruction fetch bus and can execute as many as four instructions ( a branch, a condition-register
instruction, a fixed-point instruction, and a floating-point instruction) in a single cycle. The Pentium processor [33] can fetch and decode two instructions a t a time. It has two integer ALUs and
a pipelined floating-point unit that consists of a multiplier, an adder, and a dividler. The Motorola
68060 processor [ll]has a four-stage instruction fetch pipeline, dual four-stage operand execution
pipelines, and a floating-point unit that consists of a multiplier, a n adder, and a divider.
The SPlP scheduling problem involves determining a minimum length schedule for a set of
instructions on a superscalar pipelined processor. Each instruction must be executed on a pipeline
of the same type (pipeline and functional unit are used interchangeably in th.is paper). Each

functional unit is pipelined with a possibly different number of stages for execution. For example,
the latencies for a floating-point addition, multiplication, and division in a Motorola 68060 processor
requires 3 , 4 , 24 cycles, respectively [ l l ] . The goal of an S P P scheduling algorithm is t o determine a
minimum 1.ength schedule by reordering instructions and inserting necessary no-ops (or stalls) such
that the compiled code is guaranteed t o contain no pipeline hazards. For a n S P P scheduling problem
) the solution obtained by algorithm
instance I, let S * ( I ) be the optimal solution and S A ( ~be

A.

In this paper, if a quantity implicitly depends on I , then I is dropped from the notation.
It is well known that the problem of scheduling a pipelined processor with uniform latencies,
which is a subclass of the problem we consider here, belongs to the class of NP-C!omplete problems
[7,22,3CI]. For NP-complete problems, it may not be possible t o find optimal solutions in polynomial
time. However, efficient approximation algorithms exist for many of these problems. The quality
of an approximation algorithm

A

is often measured by its guaranteed worst-case performance ratio

R(A) [21]. Comparing two algorithms solely using R(A) bounds can be misleading because the
average-case performance may differ significantly from the worst-case performance. If lb 5 S* 5 ub,
then lb (utl) is called a lower (upper) bound on the optimal solution. Clearly, lb (ub) should be
as large (sinall) as possible, with the goal of having lb = ub = S*. In this paper, we present an
efficient lower bound algorithm that computes a reasonably tight lower bound
optimal sclledule, and a new highest lower-bound first

(HLBF)

011

the length of an

scheduling algorithm t o provide a

near optimal solution for the S P P scheduling problem.
T h e rest of the paper is organized as follows. In Section 2, the superscalar pjpelined processor
model and the task model are formalized. In Section 3, previous work is reviewed. We present our
lower bounli algorithm in Section 4 and our scheduling algorithm in Section 5 . Simulation d a t a is
detailed in Section 6, and conclusions are drawn in Section 7.
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Problem Statement

The S P P scheduling problem takes as input the processor configuration and the task t o be executed
on the prot:essor. In this section, we will describe the superscalar pipelined processor model, the
task system, and the constraints on a n S P P scheduling problem.
T h e time (number of cycles) required for executing a n instruction in a pipeline is called the
latency of the pipeline (instruction). If each stage takes one time unit, then tl'5e latency equals

fetch

decode

execution

writeback

pipelined functional units

Figure 1: A superscalar pipelined processor with three fetch and decode unit:;, three writeback
units, and seven pipelined functional units.
the number of stages in a pipeline. The number of instructions that can be issued (fetched and
decoded) per cycle, M , is called the instruction issue rate. Note that a scalar pipelined processor

[6, 7, 8, 22, 28, 301 is a superscalar pipelined processor with an instruction issue rate of one. It is
assumed t h a t the functional units are pipelined with a possibly different number of stages (some
authors refer this architecture as superpipelining [3, 23]), so that a faster clock rate is possible. A
superscalar pipelined processor with three fetch and decode units, three writeback units, and seven
pipelined filnctional units is shown in Figure 1.
Let O P = (1,.

. ., No,)

be the set of operation types. Each operation type k has two associated

quantities: Lk is the latency, and mk is the number of type-k pipelines. For example, the parameters
in Table 1 1.epresent the superscalar pipelined processor in Figure 1. We assume that the functional
units are fully pipelined (i.e., one instruction can be issued per cycle in each pipeline).

A set of instructions (or a task) I = (1,. . . , n) is t o be scheduled on the superscalar pipelined
processor. Each instruction is associated with an operation type. Let ti be the time required for
executing i:lstruction i in a pipeline (of the same type). A partial order

4

specifies the precedence

j and instruction i is issued at time t , then the earliest time

relation bei;ween instructions. If i

4

that instruction j can be issed is t

+ ti.

A task system can be represented by a directed graph (called a task gmph), G.,in which vertices
represent irlstructions and arcs represent precedence relations. It is assumed that the task graph is

Table 1: A set of parameters for the superscalar pipelined processor in Figure 1. Note LA = 1 and
rnA

= 2.

acyclic [27'1 because scheduling is done within a basic block or a trace [16, 191 (loop unrolling can
be done before scheduling). If times are associated with the vertices, then the cost of a path P
( C i E P t i ) hecomes the total time required t o complete all instructions on the p,xth. If there is an
arc from i to j in G, then i is called a parent of j and j is called a child of i. If there is a path from
i to j in G, then i is called an ancestor of j and j is called a descendant of i. Tlle set of ancestors

of i is denoted A;; the set of descendants of i is denoted D;. A vertex i is called

it

head vertex if Ai

is empty, a tail vertex if D; is empty. The set of head vertices of G is denoted head(G); the set of
tail vertices of G is denoted taiE(G). A subgraph of G with vertex set V is denoted as G(V). For
convenienct?, we will add two pseudo-vertices, 0 and X , with zero execution time t o G, and add an
arc from 0 t o i if i is a head vertex, add an arc from i to X if i is a tail vertex. Thus, G becomes
a single-entry, single-exit DAG.
There are two types of constraints in an SPP scheduling problem:
Precedence Constraint: If instruction j depends on instruction i, then j cannot be issued until
i has completed execution. The precedence constraint requires that an instruction cannot be
issued until all of its parents (and thus ancestors) have completed execution.
Capacity Constraints:
-

Fetching Unit: a t most M instructions can be issued in each cycle.

-

:Functional Unit: a t most

m k

type-lc instructions can be issued in each cycle.

A scheaile is a set of tuples {(si,pi) : 1 5 i 5 n), where s; is the time to issue instruction

i, and pi is the pipeline for executing instruction i. A feasible schedule is one that satisfies both

the precedence and capacity constraints. The length (SJof a schedule S (starting a t t = 0) is the
n over all instructions, i.e.,
maximal c ~ ~ m p l e t i otime

An optimal schedule is a feasible schedule with minimum length.

3

ReLated Work

The scalar pipelined processor scheduling problem has been studied extensively [6, 7, 8, 22, 28, 301,
but the superscalar pipelined processor scheduling problem has gained more attention in recent
years [9, 10, 17, 25, 341. Problems considered in the literature often assume uniform execution time
for each instruction, which may not be a reasonable assumption since floating-point operations
require more cycles for execution than fixed-point operations. For scalar pipeline scheduling, if the
task graph is a tree or each pipeline contains a t most two stages, then optimal solutions can be
obtained [E, 281; otherwise, the problem is NP-complete.
The S P P scheduling problem is closely related to the microcode compaction problem [15, 19,
341. David:;on et al. [15] examined the performance of various compaction algorithms (first-comefirst-serve, list scheduling, branch-and-bound algorithm, and critical path algorithm) that combine
microoperations into microinstructions within a basic block. Shiau and Chunf; [34] apply these
algorithms t o superscalar pipeline scheduling problems with unit execution time instructions.
Fisher and Ellis developed a VLIW (Very Long Instruction Word) processor and a compiler t o
support it (16, 191. Note that the VLIW processor is roughly equivalent t o a superscalar pipelined
processor, where the instruction issue rate equals the number of pipelines. F ~ s h e ruses a trace
scheduling technique t o exploit the parallelism in programs [19]. A trace can be considered t o be a

single very large basic block [16].
Obviously, t h e complexity and cost of hardware depend on the instruction issue rate and the
number of functional units. Furthermore, the maximal speed-up may not be achieved when the
hardware becomes more complex. Questions relevant t o designing a superscalar or VLIW processor
include:
r What is the optimal instruction issue rate (or the word length) ?
r How many functional units are required for each type of operation ?

Clearly, the instruction issue rate must be less than or equal t o the total number of pipelines.
Butler et d. [9] suggested that 2.0 t o 5.8 instructions per cycle is sustainable if the hardware is
properly balanced. In our simulations (see Figure 8), if a task matches the hardware or the type of
instructior s is uniformly distributed, then issuing five instructions per cycle can achieve a speed-up;
however, i:f the task is a bad match with the hardware, then issuing more than three instructions
per cycle cloes not provide any speed-up.

Lower Bounds for the SPP Scheduling Problem

4

Two obvious lower bounds for the S P P scheduling problem, similar t o those in '1, 18, 24, 271, can
be obtained as follows:
Critical Path: Let hx be 0, define the height h; of a vertex i as:
h; := max{hj : j E child(i))

+ ti

Because instructions on any path must be executed sequentially, the cost of any path is a
lower bound of S*. Hence, h,,

= max{hi : 1 5 i 5 n) is a lower bound of S*.

Fetching Capacity Constraint: If there are n instructions and the instruction issue rate is M,
then b / M 1 is a lower bound of S*.

A prelimin,wy lower bound is LB1 := m~ax{h,,,,

m / M l ) . Although LB1 provides a good estimate

of S* for small M , the error increases significantly when M increases and when the architecture
does not match the task as we will show in Section 6.

4.1

A Tighter Lower Bound

In this section, we introduce various labels and co-labels (see Table 2) t o compute a tighter lower
bound for -the S P P scheduling problem.

A label (height, density, lower-bound) is computed over the descendant set; a co-label (co-height,
co-density, co-lower-bound) is computed over the ancestor set. The height h; iis computed as in
Equation :!. The density d; is obtained by considering the functional unit capacity constraint,
i.e., a t most m,k type-k instructions can be issued per cycle. The lower-bound lbi is computed by
considering; the height and the density. A counterpart of hi, d;, and lb; can be computed similarly
over the ancestor set. The labels and co-labels are summarized in Table 2.

label

notation

definition

height
co-height

hi
h:

max{hj : j E child(i)) + ti
max{h; : j E porent(i)) + t

density

di

m a x ~ <,

7

1
i

7

[GI + tmin - 1,
rnax{[%] + L k - 1 : 15 k <

Table 2: Definitions of height hi,density d;, lower-bound lb;, and their co-lab'el counterparts.
Lemma 1 describes the way we partition a problem into subproblems t o determine a tighter
lower bound.
Lemma 1 (Partition) If A; is the set of ancestors of i and Di is the set of descendants of i, then

S*(G(A;

+ i + D;)) = S*(G(A;)) + ti + S*(G(D;)).

Proof: I t follows from the fact that i cannot be issued until all ancestors of i have completed

execution, and no descendants of i can be issued until i has completed executior~.
We next present two lemmas that are used by Theorem 1 which defines d;. We then present
Theorem 2 which defines lb;. Instruction i is called a last-issued instruction if b'j,

s;

2

sj.

Note

that in any feasible schedule, the instructions issued in the first cycle must be head vertices and
the last-issued instructions must be tail vertices.
Lemma 2 For any subgraph G' of G, let t,;,

= min{t; : i E tail(G')). If there are N vertices in

G' and the instruction issue rate is M, then S*(G')

2 [El + t,i,

- 1.

Proof: Let i be a last-issued instruction in an optimal schedule. Suppose i is, issued a t time t ,

then t

> 1-51- 1.

completed before t

Instruction i must be a tail vertex, hence t;

+ t; >

-1

> t,;,.

Instrilction i cannot be

+ tmin.

Lemma 3 For any subgraph GI of G, if there are nk type-k instructions in GI, then

where Lk is the latency of type-k instructions.

Proof: At least one of the type-k instructions must be issued at time t
cannot be completed before t

+ Lk >

-

1

> [z]
- 1. This instruction

+ Lk.

Theorem 1 Let D; be the set of descendants of vertex i. Let t,;,

= minit; : i

t~

tail(G(D;))}, nk

be the number of type-k instructions in D;, and ID;J = N. Define the density of vertex i:

di = max

( [gl+tmin

-

1,

Then S*(C:(D;)) 2 d;. It follows that S*(G(Di)) 2 dm,, = max{d; : 0 _< i _< n}.

Proof: It follows from Lemmas 2 and 3 because G(D;) is a subgraph of G.
Theorem 2 If lbx=O (note that X is the pseudo vertex added to G to make it single-exit), and
we define the lower-bound lb; of a vertex i as:

16; = max

{ di + ti,

+

Then S*(G1(Di i)) 2 lb;.

Proof: It can be proven by induction on depth.
(i) basis: 5'*(X) 2 lbx.

+

(ii) hypothesis:
suppose S*(G(Dj j ) ) 2 lbj.
(iii) inductj.on: Let i be a parent of j . S*(G(D;)) 2 d; by Theorem 1. S*(G(D;)) 2 S * ( G ( D j + j ) )
lbj because G ( D j + j ) is a subgraph of G(Di). By Lemma 1, S*(G(Di

>

+ i)) = :i*(G(D;)) + ti. It

+ i ) ) 2 d; + ti and S*(G(D; + i)) > lbj + ti. hi is the length of the longest
path from i to X. Hence, S*(G(D;+ i)) 2 hi. The conclusion follows directly.

follows that S*(G(Di

1. compute the density di and co-density di for each vertex

2. compute the height hi and co-height hi for each vertex

3. compute the lower-bound Ibi and co-lower-bound lb: for each vertex
4. return max{lbi - ti

+ 166 : 0 5 i 5 X)

Figure 2: LB2, a lower bound algorithm for a n S P P scheduling pro~blem.
The duals ~f Theorems 1 and 2 for co-labels are parallel t o the previous proofs.
An algorithm LB2 for computing a tight lower bound for an SPP scheduling problem is shown
in Figure 2. To compute the density and co-density requires finding the transitive closure of G
[2, 4, 141 which can be done in O(n 3 ) time. The other labels (hi, hi, lb; and lb:) can be computed in
a de p th-first fashion in O ( n

+ IGI) time, where n is the number of vertices and IG!I is the number of

arcs in G. Hence, the overall time complexity is O(n 3 ), which is dominated by th'e time t o compute
the transitive closure of G. Theorem 3 demonstrates that LB2 computes a lower bound for an S P P
scheduling problem.

Theorem 3 S* 2 LB2 = max{lb;

+ lbi - t; : 0 5 i 5 X ) .

Proof: For each vertex i, S*(G(D;))

2 lbi - t;

by Theorem 2. Similarly, S*(G(A;))

2 lb: - ti.

Hence, by Lemma 1,
S*(G(A;

+ i + D;)) = S*(G(A;)) + ti + S*(G(D;)) 2 (lb; - ti) + t; + (Ib: - ti) = lb; + lb: - t;

It follows that S*

5

> max{S*(G(A; + i + D;)) : 0 5 i 5 X ) 2 LB2.

rn

Highest Lower-Bound First Algorithm

In this sec.tion, we present a heuristic algorithm for the S P P scheduling problern. List scheduling
heuristics have been used extensively by many researchers for scheduling problems [12, 24, 271. A
list scheduling algorithm assigns each vertex a label, forms a priority queue of the vertices in nonincreasing (or non-decreasing) order by label, and then schedules vertices in the order on the list.
Adam et al. discussed several list scheduling heuristics in [I]. As Ebi is a good lower bound on the
length of an optimal schedule for vertex i and its descendants, it should serve as a powerful heuristic

H L I ~ F ( G, M )

1. T:=O
2. let Q be the set of unscheduled available tasks at time T

3. if Q is empty, then return
4. m := 0 , nk := 0

5. while m < M and Q is not empty
6.

retrieve the instruction i in Q with highest priority Ibi (assume i is of type k)

7.

if i is executable at time T , then

schedule i at time T , rn := rn + 1 , nk

8.
9.

:= nk

+1

end

10. end
11. T := T

+ 1 , gotostep 2

Figure 3: A highest lower-bound first scheduler, where M is the instructiam issue rate.
for scheduling. A highest lower-bound first algorithm ( HLBF ) is shown in Figure 3. The lower-bound
16; for each vertex is computed before scheduling. We say that a n instruction i:; available at time

T if all of its parents have been scheduled at a time earlier than T. An available instruction i (of
type-k) is executable at time T if the number of instructions scheduled at time T is less than M ,
the number of type-k instructions scheduled a t time T is less than
i,

sj $-

tj

mk,

and for each parent j of

T. In cycle T, an available instruction with highest priority (16;) is selected. If it is

executable, it is scheduled at time T, otherwise the next available instruction it; considered. If all
available i~lstructionsare examined or the number of instructions scheduled at time T equals M,
then T is increased and the process continues until all instructions are scheduled.

6

Simlulation Analysis

To test the effectiveness of our lower bounds and the

HLBF

algorithm, we have simulated scheduling

randomly generated DAGs on the superscalar pipelined processor shown in Table 1 with a vector p
specifying the occurrence probability for each operation. For example, p = (.47, .313, .169, .024, .024)
indicates that the probability for a n instruction t o be of type A is 0.47, the probability for an
instruction t o be of type B is 0.313, etc. The type of each instruction is random1.y generated based
on the given probabilities.

1. if

RANDOM ()

< 0.5, t h e n A(1,2) := 1

2. for j = 3 t o n
3.

r := RANDOM ()

4.

d := 2

5.

ifr<qo,thend:=O

6.

ifqo~r<qo+ql,thend:=
1

7.

pick d numbers i E [ 1 , j- 11 and set A(i, j )

:= 1

8. e n d
9. randomly reorder the indices and modify A accordingly

Figure 4: 11 random DAG generator, where A ( i , j)= 1

i 4 j, n is the number of instructions,

and q is the precedence probability vector.
For RISC processors [26, 321, each instruction typically has at most two operands. Hence,
we assume that each vertex has a t most two parents. The partial order specifying the precedence
relations is randomly generated based on a precedence probability vector q, where q; is the probability
that an in5,truction has i parents, i = 0,1,2. A random DAG generator is shown in Figure 4, for
which n is the number of instructions, and q is the precedence probability vector. Step 9 is t o
renumber the indices t o create more randomness. Obviously,

DAG - GENERATOR

randomly generates

DAGs that allow a t most two parents for each vertex.
Simulations were done on an IBM RS/6000 workstation, using R A N D O M , the random number
generator provided by UNIX, for n = 100.. .I000 with an increment of 100, M = 2 . . . 7 and
q = (0.3,0.4,0.3). Ten random instances are scheduled for each (n, M)-pair. 'We consider three

different sets of occurrence probabilities:

1. p = (.47, .313, .169, .024, .024), which represents a good match between the hardware and the
task.
2. p = (.2, .2, .2, .2, .2), where all instructions have uniform occurrence probabilities.
3. p = (.169, .024, .024, .47, .313), which represents a poor match between the hardware and the
task.
To pro\.ide an estimate of the actual error rate, we define the approximatt. error rate of an
algorithm using lb as an optimal solution estimate as: r(1b) := (Solution - lb)/lb, where Solution is

the heuristic solution provided by the algorithm. Note that r(1b) is an upper bound on t h e actual
error rate. T h e distribution of r(LB2) (over all instances) of the

HLBF

algorithm for the three cases

is shown in Figure 5. In Figures 6 and 7, the average r(LB1) and r ( L B 2 ) are depicted as a function
of n and Ad. T h e heuristic solutions and lower bounds for n = 1000 are shown. in Figure 8. The
heuristic solutions and lower bounds for M = 5 are shown in Figure 9. The simul.ation results show
that:
LB1 is a n especially poor estimate of the optimal solution when the instruction issue rate
increases, or when the hardware does not match well with the task (see ca.se 3 of Figure 6).
LB2 is a much tighter lower bound than LB1 (compare Figures 6 and 7). The average peak
values of r(LB1) and r(LB2) for t h e three cases are listed in the following table:

LB2 provides a good estimate on the optimal solution in most cases (see Figure 5).
Intuil;ively, increasing the instruction issue rate may decrease the overall execution time of a
task. However, the speed-up may saturate when the instruction issue rate reaches a certain
value (see Figure 8). For example, no speed-up can be achieved beyond M = 5 for cases
1 and 2, and M = 3 for case 3. This result partially supports the previous conclusion

made by Butler et al. in 191. We call this saturation point the maximal parallelism of the
problem instance. Increasing the instruction issue rate beyond this value increases the code
size without reducing the code execution time, and hence, is not desirable. This is because
the functional unit capacity constraint becomes the dominant component in the lower bound
LB2.
The solutions are bounded from below by h,,,,

[nlrnl and dm,,

(see Figures 8 and 9). h,,,

usually remains constant as the number of instructions increases.
The c.ritica1 path length h,,,
be expected.

seems t o be an unimportant factor in the lower bound, as might

In this pa.per, we have considered the scheduling of a superscalar pipelined processor without
hardware interlocks. This architecture has the advantages of combining the benefits of the VLIW
and super~calarprocessors, while avoiding the drawbacks. A lower bound algorithm LB2 computes
a tight lower bound on the length of an optimal schedule. An efficient scheduli~lgalgorithm

HLBF

provides a good schedule for tasks to be executed on the superscalar pipelined processor such that
the compiled code is free of pipeline hazards. The scheduling algorithm

HLBF

uses the lower bound

computed by LB2 as a heuristic for selecting instructions for scheduling. The simulation data show
that Eb; is s powerful heuristic, and LB2 is very close t o the heuristic solution, which suggests that

LB2 is a f;ood lower bound on the optimal solution. However, it is possible t o obtain a tighter
lower bour d when the task matches the hardware.

appx. error rate (96)

Figure 5: The distribution of the approximate error rate r ( L B 2 )(over all instances) of the H L B F
algorithm for the three sets of occurrence probabilities.

Figure 6: The average r ( L B I )of the
rithm as a function of n and M.

HLBF

algo- Figure 7: The average r ( L B 2 )of the
rithm as a function of n and A4.
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